

10/084789
03/21/02
**PATENT NUMBER and
ISSUE DATE**

U.S. UTILITY Patent Application

APPL NUM 10084789	FILING DATE 02 25 2002	CLASS 327	SUBCLASS	GAU 2816	EXAMINER
**APPLICANTS: Endo Masaki					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED: JAPAN P2001 050433 02/26/2001					
PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>			
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiner initials		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO 450100-03853	
TITLE : Delay lock loop circuit, variable delay circuit, and recording signal compensating circuit					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)